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ABSTRACT 
Natural signals come in analog forms and these signals are bearing valuable 
information and need to be processed. An operational amplifier is the most versatile 
and important building blocks in analog circuit design. Therefore this project is 
dedicated to designing an operational amplifier and analyzing the properties. The 
performance is measured based on its DC and small-signal analysis, Schematic of 
the circuit is drawn using Tanner EDA's S-EditTM. Then T-Spice™ is utilized to 
simulate the circuit. Output waveform generated by W-edit is used to obtain the DC 
curve, the Bode plot for magnitude and Bode plot for phase. Additionally, other 
types of parameters are used for the same circuit. It is found that Level 1 Parameters 
suits the operational amplifier being designed and it works well as expected. The 
design gives a 96dB gain. The layout for the whole circuit is done based on MOSIS 
layout rules using SCN3M technology. 
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ABSTRAK 
Dunia kita dipenuhi oleh pelbagai isyarat analog semulajadi yang membawa 
maklumat-maklumat tertentu. Namun maklumat ini perlu diproses sebelum 
digunakan. Salah satu komponen yang paling berguna dan merupakan salah satu 
blok penting dalam rekabentuk litar analog ialah penguat operasi. Oleh itu, projek 
ini adalah bertujuan untuk menghasilkan litar penguat operasi dengan mengambilkira 
pelbagai faktor penting dalam rekabentuk litar. Basil simulasi litar ini digunakan 
untuk menentusahkan semua kiraan yang dibuat semasa proses rekabentuk. Prestasi 
litar diuk:ur berdasarkan anal isis DC dan isyarat keci!. Litar skematik dalam projek 
ini dihasilkan menggunakan S-Edj(TM Tanner EDA. Simulasi litar pula 
menggunakan T-Spice™. Gelombang keluaran dilihat melaui W-Edit dan 
kemudiannya digunakan untuk menentukan kemampuan Iitar. Sebagai tambahan, 
penggunaan set parameter yang berlainan turut digunakan untuk simulasi litar yang 
sarna. Basil kajian mendapati rekabentuk litar ini sesuai menggunakan parameter 
Levell dan dapat beroperasi seperti yang dikehendaki. Litar yang direka 
menghasilkan gandaan sebanyak 96dB. Bentangan keseluruhan litar juga telah dibuat 
berdasarkan hukum bentangan dari MOSIS menggunakan teknologi SCN3M. 
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CHAPTER I 
INTRODUCTION 
The chapter is dedicated to description of background of the problem with 
statement of the problem is then clarified. Then, the expected findings, objectives, 
importance and scope of project are explained. Relevant terms used are revealed in 
the last part of this chapter. 
1.1 Background of the Problem 
Digital implementation offers significant benefits. The operation of digital 
circuits does not require precise values of the signal and this means digital circuits 
are less sensitive than analogue circuits. Moreover, the emergence of very large-
scale integration (VLSI) circuits had enabled the integration of complex digital signal 
processing (DSP) systems on a single chip. In terms of storage, digital signal can be 
stored almost indefinitely on various media without any loss (Mitra, 2006). These 
advantages had made digital implementation much more desirable than its analogue 
counterpart. 
As most natural signals are in analogue form, including the biomedical 
signals, analogue signals need to be converted into digital form to be processed 
digitally. Sampling is a crucial step in typical digital signal processing system 
(Floyd, 2006). 
Apparently, development of the integrated circuits in microelectronics 
industry is the most influential industry in the society. Operational amplifiers are 
one of the devices that could be designed using metal-oxide semiconductor field-
effect transistors (MOSFET) in microelectronics analogue circuit design (Howe & 
Sodini, 1997). Sampling circuits also employ operational amplifier in its building 
blocks. 
2 
A simple sample-and-hold (S/H) circuit consists of an input buffer, an 
electronic switch, a storage capacitor and an output buffer as in Figure 1.1. The 
switch is closed during sample mode enabling Vout to track input voltage. In the hold 
mode, the switch is opened, isolating the storage capacitor from the input and Vout 
remains until the next sampling phase. Traditionally, SIH circuits are in voltage-
mode whereby input voltage is sampled at discrete-times and held constant until the 
next sampling instant (Chennam & Fiez, 2004). 
Input eLK Output 
Buff{>r , Buff{>r 
-t>~'-7, 
,v'" _________ l=-__ ~~. 
Figure 1.1: Simple sample-and-hold (Chennam & Fiez, 2004). 
1.2 Statement of the P"oblem 
Technology scaling and reduced supply voltages results in increased speed 
and reduced power consumption. Low power consumption is favourable in 
complementary metal-oxide semiconductor (CMOS) designs because this could 
prolong the battery-life. Therefore, this project is focusing in designing an 
operational amplifier with low voltage supply and low power consumption. 
1.3 Expected Findings 
3 
The project is meant to come up with an operational amplifier to be used in 
analogue-to-digital converter (ADC) circuit. In this project, integrated circuit design 
system will be used. Therefore it consists of the schematic of transistor level circuits 
and their respective simulated output waveforms. Outputs will be obtained through 
the schematic editor, SPICE simulator and waveform viewer. The performance of 
the operational amplifier in this project is determined by its direct current (DC) 
characteristics and frequency response. All the values are first obtained by 
calculation and then compared with simulation values. 
1.4 Objectives 
The output of the project is an operational amplifier consists of Metal Oxide 
Semiconductor (MOS) transistors. Specifically, the project purposes are: 
I. To design an operational amplifier with power supply of3.3V. 
4 
2. To design an operational amplifier that dissipates power in milli-Watts range. 
1.5 Importance of the Study 
This project is a CMOS analogue electronic design of an operational 
amplifier. It will have a relatively high gain at lower frequencies. An operational 
amplifier with good DC characteristics will eliminate the need of a voltage offset in 
the circuit and thus reduce the complexity of the circuit. Low power consumption in 
operational amplifier is desirable and therefore, this project will concentrate on 
producing an operational amplifier that consumes less power. 
1.6 Scope of Project 
There are many types of operational amplifier available. The operational 
amplifier in this design is set to: 
1. Use power supplies ofVDD = 3.3V and Vss = -3.3V. 
2. Dissipate power in milli-Watt range. 
3. Have the minimum length of3[lm for all transistors. 
4. Drive a typical capacitive load of7.5pF for operational amplifier. 
1.7 Thesis Outline 
5 
This thesis started with Chapter I whereby every introduction that briefly 
describes the project. Then, Chapter II reveals the previous works on operational 
amplifier and all the theories relevant to design an operating amplifier. The research 
methodology is included in Chapter III. All the calculation and simulation results of 
the operational amplifier are in Chapter IV. As the final chapter, Chapter V includes 
discussion, conclusion, and recommendation. 
CHAPTER II 
LITERATURE REVIEW 
2.1 Literature Review 
In order to facilitate comparison, the results obtained from previous works 
that had been published are summarized in Table 2.1. The operational amplifier 
concept is then briefly discussed. This project used MOSFETs, thus, the designation 
of voltages and currents are clarified first. Then, the drain characteristics of 
MOSFETs are pointed out. Equations related to the DC analysis of the amplifier are 
introduced and also equations involved in the small-signal analysis of the operational 
amplifier. 
2.1.1 Previous Works 
Operational amplifier design has been developed continuously. The previous 
works can be concluded as in Table 2.1. 
I 
2 
3 
4 
5 
5 
7 
g 
7 
Table 2.1 : Results of operational amplifier in the previous research works. 
Author Year Power Architecture Low Unity Gain Phase 
Supply Freqency Frequency Margins (\1) Gain (dB) (Hz) (degrees) 
Rob van Dongen 1995 1.5 V simple two- 63dB IMOhml150p IMOhml150 
& Vincent stage F = 0.85MHz pF = 47deg 
Rikkink IkOhml150p IkOlIml150p 
F 1.1 MHz F 59deg 
G.N. Lu & G. Sou 1998 1.3 V regulated- >68dB 10MHz 70deg 
cascade (transition 
frequency) 
Kimma Lasanen, 2000 l.OV bulk-driven 83dB 190kHz 73deg 
Elvi Riiisiinen- Miller compo 
Ruotsalainen & 
JulIa 
Kostamovaara 
Jean-Francois 2001 2.7- two-stage 9l.8dB >13.8MHz >5ldeg 
Delage & 5.0V 
Mohamad Sawan 
Vadim I-Vanov & 2002 2.5- not available >IOOdB 250MHz not available 
Shilong Zhang 5.5V 
Franz Sch16gl & 2005 l.2V 4-stage Miller 128.8dB 693MHz 48deg 
Horst camp. 
Zimmermann 
Carsten 2006 3.3V rail-to-rail not 1.1-39MHz >55deg 
Bronskowski & folded available 
Dietmar cascade 
Schroeder 
Philipp Meier auf 2007 3.3V programmable not O.3-48MHz 68.4deg 
der Heide, operational available (11 power 
Carsten amplifier consumption) 
Bronskowski, based on rail-
Jakob M. to-rail 
Tomasik & 
Dietmar 
Schroeder 
Power consumption is one of the critical aspects in operational amplifier 
design. As power consumption is directly related to the current and voltage supply, 
it seems that reduced supply voltages means reduced power consumption. The low 
frequency gain and unity-gain frequency are two other aspects usually discussed. 
Process integration refers to the well-defined collection of semiconductor processes 
required to fabricate CMOS integrated circuits. There is a strong connection 
between circuit design and process integration (Baker, 2005). Since operational 
amplifiers in this review are all CMOS integrated circuit, variation in process might 
lead to variation in performance of the operational amplifier. 
Power 
Dissipa-
tion (W) 
135uW 
0.28mW 
5uW 
not 
available 
not 
available 
18mW 
l40uW-
30mW 
49uW 
Rob van Dongen and Vincent Rikkink (Dongen & Rikkink. 1995) had 
developed two-stage architecture for the operational amplifier. The input stage was a 
transconductance amplifier while the output stage is a common-source amplifier. 
The combination has poles at higher-frequencies which were at 0.85 t-,'II-Iz and 1.1 
MHz. Common-source amplifier was chosen for the output stage because it can 
operate using as low as 1 V of voltage supply since in this configuration, there wi II be 
no more than two transistors between the V DO and ground. 
Likewise, Jean-Francois Delage and Mohamad Sawan (Delage & Mohammad 
Sawan, 2001) were also proposing an operational amplifier based on two-stage 
amplifier. However, this operational amplifier was developed by a rail-to-rail input 
stage and an AB class amplifier at the output. It has minimal phase margin with 
35pF of capacitive load. The pole is situated at 13.8 MHz. This means that the 
amplifier has a higher frequency of unity gain apart from having a higher low-
frequency gain than the operational amplifier proposed by Ron van Dongen and 
Vincent Rikkink. 
Similarly for this project, two-stage architecture is proposed for the 
operational amplifier, as it will meet the desired specification. 
2.2 MOSFET 
The metal-oxide semiconductor field-effect transistor, MOSFET is a multi-
terminal microelectronic device. MOSFETs are the dominant transistor type for 
digital Ie's and have important applications in analogue signal processing circuits 
(Howe & Sodini, 1997). 
